module yufeimen(in1,in2,out);
input wire[0:0] in1;
input wire[0:0] in2;
output wire[0:0] out;
assign out=~(in1&in2);
endmodule